

Address: Email :

Mobile :

Objective

To seek a challenging position in an organization, which provides opportunities to personal growth and organizational growth as well.

Personal Details

Date of Birth & Age :

Gender :

Nationality :

Mother Tongue :

Languages Known :

Education

Course	Institution	Month & Year	% / CGPA

Areas of Interest:

- Design For Testability
- Digital Design

Technical Skills:

- **Design For Testability**

- Scan Insertion
- DRC Analysis during Scan Insertion
- Scan Compression (EDT)
- ATPG Pattern Generation in Compressed mode and Bypass Mode
- Coverage Analysis and Improvement
- On-Chip Clock Controller
- Scan Pattern Simulation
- JTAG and Boundary Scan
- MBIST Insertion

- **Digital Design**

- Combinational and Sequential Circuit Design
- Basics of Verilog HDL

- **Basics of Static Timing Analysis**

Software Skills:

- Automation Languages : TCL
- Operating Systems : Linux and Windows
- HDL : Verilog
- Text Editor : GVIM
- EDA Packages : Tessent (Scan, TestKompress, MBIST), QuestaSim and DesignCompilers

Projects (DFT Related)

MBIST and Scan Insertion on 2 small designs

Design 1 (Communication Chip):

Worked on small Hierarchical designs consisting of a Parent and multiple Child cores with flop count of ~4K. Performed MBIST Insertion, Scan Stitching and DRC Cleanup, EDT and OCC Insertion. Worked on ATPG Coverage analysis, Pattern generation and Serial & Parallel Scan pattern Simulation.

Design 2 (Navigation Chip):

Worked on small design with flop count ~42K. Performed MBIST insertion, Scan Stitching and DRC cleanup, EDT and OCC Insertion. Worked on ATPG Coverage analysis.

Projects (University)

Declaration:

I do hereby declare that the particulars of information and facts stated above are true, correct, and complete to the best of my knowledge and belief.

Place:

Date: